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Two-dimensional (2D) molybdenum disulfide (MoS2) is an attractive alternative semiconductor material for
next-generation low-power nanoelectronic applications, due to its special structure and large bandgap. Here, we
report the fabrication of large-area MoS2 nanodiscs and their incorporation into back-gated field effect transistors
(FETs) whose electrical properties we characterize. The MoS2 nanodiscs, fabricated via chemical vapor deposition
(CVD), are homogeneous and continuous, and their thickness of around 5 nm is equal to a few layers of MoS2. In
addition, we find that the MoS2 nanodisc-based back-gated field effect transistors with nickel electrodes achieve
very high performance. The transistors exhibit an on/off current ratio of up to 1.9 × 105, and a maximum
transconductance of up to 27 μS (5.4 μS/μm). Moreover, their mobility is as high as 368 cm2/Vs. Furthermore, the
transistors have good output characteristics and can be easily modulated by the back gate. The electrical properties
of the MoS2 nanodisc transistors are better than or comparable to those values extracted from single and multilayer
MoS2 FETs.
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The structure of molybdenum disulfide (MoS2), a lay-
ered transition metal dichalcogenide (TMD), comprises
S-Mo-S in a hexagonal close-packed arrangement. Cova-
lent bonds exist between the atoms in each layer, while
the layers interact via weak van der Waals forces. Similar
to extracting graphene from graphite [1], bulk MoS2 is
easily split into single-layer (SL) or few-layer (FL) MoS2
sheets. Compared with graphene, single and multilayer
MoS2 have a larger bandgap [2-6]. The presence of a large
bandgap makes MoS2 more attractive than gapless gra-
phene for logic circuits and amplifier devices. Single and
multilayer MoS2 field effect transistors (FETs) have been
prepared with on/off current ratio exceeding 108 at room
temperature, effective mobility as high as 700 cm2/Vs and
steep subthreshold swing (74 mV/decade) [7-13]. MoS2 also
shows great promise for optoelectronics [14,15] and energy
harvesting [16,17] and other nanoelectronic applications.
MoS2 sheets are most commonly fabricated by microme-
chanical exfoliation (Scotch-tape peeling) [18,19]. Lithium-
based intercalation [20,21], liquid-phase exfoliation [22], and* Correspondence: maxy@mail.usts.edu.cn
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in any medium, provided the original work is pother methods [23-25] have also been used to synthesize
single-layer and few-layer MoS2. However, the yield and re-
producibility of micromechanical exfoliation are poor, and
the complexity of the other methods presents disadvantages
to their use. Chemical vapor deposition (CVD) is a simple
and scalable method for the synthesis of transition metal
dichalcogenide thin films having large area. Liu et al. and
Zhan et al. have successfully synthesized large-area MoS2
films via CVD [26,27].
Much research has been done on single and multilayer
MoS2 FETs where the MoS2 layer is fabricated by micro-
mechanical exfoliation then transferred to Si substrates.
However, few studies have addressed the electrical proper-
ties of back-gated MoS2 field effect transistors with Ni as
contact electrodes. This study is the first to report back-
gated FETs based on MoS2 nanodiscs synthesized directly
using CVD. The MoS2 nanodiscs fabricated via CVD are
large and uniform. We herein report upon their surface
morphologies, structures, carrier concentration, and mobil-
ity, as well as the output characteristics and transfer charac-
teristics of FETs based on these obtained MoS2 nanodiscs,
with Ni as contact electrodes.pen Access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly credited.
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MoS2 nanodiscs were deposited via CVD on n-type silicon
(111) substrates covered with a 280-nm SiO2 layer. Figure 1a
illustrates the CVD experimental setup, which is composed
of five parts: a temperature control heating device, a
vacuum system, an intake system, a gas meter, and a
water bath. The Si substrates were placed in the center
of a horizontal quartz tube furnace, after being ultrason-
ically cleaned with a sequence of ethanol and deionized
water and dried with N2. A MoS2 solution was formed
by adding 1-g analytical grade MoS2 micro powder to
200 mL of diluted sulfuric acid with stirring for 5 min at
room temperature. The solution was then moved in a
beaker flask that was placed in a water bath with a con-
stant temperature of 70°C to improve the solubility of the
powder. Before deposition, the furnace was evacuated to
10−2 Pa and heated to 300°C for 10 min to remove mois-
ture. To deposit the MoS2 film, Ar gas with a volume ratio
of 10 to 30 sccm was flowed into the MoS2 solution, car-
rying MoS2 molecules into the furnace's reactive chamber,
which was kept at a constant temperature of 550°C and a
working pressure of 50 Pa for 10 min to obtain uniform
growth. The nanodiscs were formed by the adsorption
and deposition of MoS2 molecules onto the SiO2/Si
substrates. To improve the quality of the discs, and their
ability to form electrical contacts, the samples were further
annealed at 850°C for 30 min in Ar. Finally, the furnace
was slowly cooled back down to room temperature and the
samples were removed. Some of the MoS2 discs were set
aside as representative samples for characterization of sur-
face morphologies and structures, and the others were used
to fabricate MoS2 back-gated FETs.
Figure 1b is a schematic of a MoS2 back-gated FET.
The source and drain electrodes were formed by litho-
graphic patterning, and Ni electrodes were sputtered
onto them using magnetron sputtering technology. The
MoS2 nanodiscs serve as the channel, whose length and
width are 1.5 and 5 μm, respectively. The back gate ofresistance wires
Ar
Ar Si/SiO2
MoS2 solution vacuum pump
water bath
a
Figure 1 Schematic view of experimental setup and MoS2 nanodisc-b
of CVD. (b) MoS2 FET with 50-nm-thick Ni as contact electrodes together w
280-nm SiO2 serves as gate dielectric. The length and width of the channethe FET was completed by sputtering a 50-nm-thick Ni
layer on the back of the Si substrate.
The surface morphology and crystalline structure of
the MoS2 discs were analyzed by atomic force micros-
copy (AFM) and X-ray diffraction (XRD), respectively.
The electrical properties of the samples were measured
using a Hall Effect Measurement System (HMS-3000,
Ecopia, Anyang, South Korea) at room temperature. The
electrical properties of the MoS2 nanodisc-based FETs,
configured as shown in Figure 1b, were measured using
a Keithley 4200 semiconductor characterization system
(Cleveland, OH, USA).
Results and discussion
Figure 2a shows the AFM topographic image of the
MoS2 discs deposited on the Si substrates. The MoS2
nanodiscs are round and flat, with a diameter of 100 nm
and a thickness of around 5 nm, which is equal to the
thickness of a few MoS2 layers. The uniform color of the
MoS2 nanodiscs in the AFM image, as well as the line
profile corresponding to a cross section of the sample,
indicating that the nanodiscs all have approximately
equal thickness. Figure 2b shows a three-dimensional image
of the MoS2 nanodisc film, which further confirms the high
quality of the MoS2 nanodisc film.
Figure 3a shows XRD patterns of the obtained MoS2
nanodiscs. Because the intensities of the diffraction
peaks differed too widely to be presented in a single plot,
the larger plot shows the diffraction peaks in the range
of 10° to 60°, while the small insert shows the diffraction
peaks that appear between 60° and 70°. Over the whole
range of diffraction angles, the MoS2 nanodiscs exhibit
eight diffraction peaks, located at 14.7°, 29.5°, 33.1°,
47.8°, 54.6°, 56.4°, 61.7°, and 69.2°. They are assigned,
respectively, to the diffraction planes (002), (004), (100),
(105), (106), (110), (112), and (108) of MoS2 according to
data from the JPDS. The presence of these peaks demon-
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Figure 2 AFM image and three-dimensional distribution of the MoS2 film. (a) An AFM image of the MoS2 nanodisc film deposited on the
SiO2/Si substrate. (b) Three-dimensional distribution of the MoS2 nanodiscs.
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peaks are rather sharp, which shows that the MoS2
nanodiscs are crystalline over a large area. The peak
corresponding to the (108) crystal face is much more
intense than the other peaks, indicating that the discs
have a strong tendency to adopt the (108) crystal orien-
tation during their growth.
The surface current-voltage (I-V) properties, surface
carrier concentration and mobility of the obtained MoS2
nanodiscs are very sensitive to the quality of the film.
Figure 3b shows the surface I-V properties of the MoS2
nanodisc film. The inset shows the layout of the four
measurement points on the MoS2 nanodisc film. The
I-V curves measured between any two points show a
perfect linear dependence, which indicates that the de-
posited MoS2 nanodiscs have good conductivity. The
measured carrier concentration of the MoS2 discs is
about 3.412 × 106 cm−2, and their electron mobility is as
high as 6.42 × 102 cm2/Vs. This mobility value is higher
than previously reported values (2 to 3 × 102 cm2/Vs)
for single and multilayer MoS2 [19,28]. This significant
increase of room-temperature mobility value in our MoS2
may result from the MoS2 nanodisc structure. The mobility
of SL MoS2 is generally smaller than bulk MoS2 because of10 20 30 40 50 60



























Figure 3 Properties of the MoS2 nanodiscs. (a) XRD pattern of the obta
Inset: the diffraction spectrum of MoS2 nanodiscs for the diffraction angle i
MoS2 nanodiscs. Inset: the layout of four measured points on the MoS2 disthe larger phonon scattering [29]. However, FL MoS2 ex-
hibits fewer dangling bonds and defect states than does SL
MoS2, significantly decreasing the phonon scattering. The
lattice scattering in the two-dimensional (2D) nanodiscs
should be even lower, due to their surface roughness and
boundaries. The above findings clearly demonstrate that
the MoS2 nanodiscs fabricated via CVD have uniform
morphologies, structures, and electrical properties.
The electrical properties of the MoS2 nanodisc-based
back-gated FETs, with Ni as the source, drain, and back
gate contacts were next investigated at room temperature.
Figure 4a shows the relationship between the gate current
(IGS) and the gate voltage (VGS) of the transistor at a
drain voltage (VDS) of 5 V. The current through the device
increases exponentially with the applied positive voltage,
and tends to be almost zero under the revised voltage,
showing that the MoS2 transistor is a good rectifier.
Figure 4b displays the output characteristics (drain
current IDS versus drain voltage VDS) of back-gated
MoS2 transistors at room temperature for VGS = 0, 5,
10, 15, and 20 V. For small VGS, the current IDS shows
an exponential dependence on VDS at low VDS values,
which results from the presence of a sizable Schottky
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Figure 4 The current–voltage behavior of back-gated MoS2 transistor. (a) Gate current IGS versus gate voltage VGS behavior of back-gated
MoS2 transistor at room temperature for the drain voltage VDS value of 5 V. (b) Output characteristics of back-gated MoS2 transistors at room
temperature for VGS values of 0, 5, 10, 15, and 20 V.
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linear as VDS increases, which is consistent with the previ-
ously reported findings [12]. The barrier height at larger
VGS is lower that has been previously demonstrated in
greater detail [12,30,31]. Thus, the channel can give rise
to thermally assisted tunneling, which is responsible for
the linear relationship between IDS and VDS. Finally,
when VDS increases above a certain value, the current
IDS becomes saturated, achieving the output properties
of a traditional FET.
Figure 5a shows the transfer characteristics (IDS/VGS)
of the back-gated MoS2 transistor at room temperature
for VDS = 1 V. It is clear that the gate leakage of the FET
is negligible and the on/off current ratio can be up to
1.9 × 105, larger than that in the WSe2-based FETs at
low temperature [32], which demonstrates that the
MoS2 transistor can be easily modulated by the back
gate. Moreover, the Fermi level of Ni is close to the
conduction band edge of MoS2, consistent with earlier
reports [7,12], which makes MoS2 transistors exhibit
mostly n-type behavior. Figure 5b shows the variation ofFigure 5 Transfer characteristics of back-gated MoS2 transistor (a) an
characteristics of MoS2 transistor at room temperature for the VDS value of
transconductance gm (defined as gm = dIDS/dVGS) versus gate voltage VGS athe device transconductance gm (gm= dIDS/dVGS) with VGS
at VDS = 1 V. The extracted maximum gm is about 27μS
(5.4 μS/μm) within the entire range of VGS, better than pre-
viously reported values [7,12]. The field effect mobility μ
also can be obtained based on the conventional dependence
of μ = gm [L/(W ·COX · VDS)] at VDS = 1 V, where gm is the
maximum value of gm, and L and W are the length and
width of the channel, and COX = 1.1 × 10
−4 F/m2 is the gate
capacitance per unit area [33]. COX is equal to εOX/dOX,
where εOX is the dielectric constant and dOX is the thick-
ness of the gate dielectric. Using this relationship, the field
effect mobility μ is as high as 368 cm2/Vs, comparable to
that of single and multilayer MoS2 FETs [7,10,12,26,34].
Note that the field effect mobility is lower than the electron
mobility of the MoS2 nanodiscs, which is likely due to the
presence of scattering and defect states.
Conclusions
Using CVD, we have fabricated uniform MoS2 nanodiscs,
organized into thin films with large area and having good
electrical properties. The nanodiscs were incorporatedd device transconductance versus gate voltage (b). (a) Transfer
1 V on logarithmic (left axis) and linear scales (right axis). (b) Device
t VDS = 1 V.
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with Ni as contact electrodes. The transistors have good
output characteristics and exhibit typical n-type behavior,
with a maximum transconductance of approximately 27 μS
(5.4 μS/μm), an on/off current ratio of up to 1.9 × 105 and a
mobility as high as 368 cm2/Vs, comparable to that of FETs
based on single and multilayer MoS2. These promising
values along with the very good electrical characteristics,
MoS2 transistors will be the attractive candidates for future
low-power applications.
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